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I. INTRODUCTION
Highly meshed multi-terminal high-voltage direct current (MT-HVDC) networks are seen as an important first step for the generic implementation of smart and super transmission grids where large powers can be exchanged over wide geographical areas, with full control over the power flow at each dc or ac node retained. Such networks or grids are expected to be comprised of several dc voltage levels as in traditional ac grids. The dc voltage level in each segment of such networks will be determined by the power transfer capacity and the thermal limit of the employed dc lines. In such dc networks, dc/dc converters are expected to act as voltage matching and power control devices, including isolation in settings where galvanic isolation or dc fault containment are necessary. This entails that the dc/dc converters in a MT-HVDC network must perform voltage matching plus the functionalities of present flexible ac transmission system (FACTS) devices.
Recently, several isolated and non-isolated modular dc-dc converters suitable for MT-HVDC networks have been proposed [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . Isolated versions of these converters are developed around the front-to-front (F2F) connected ac/dc converters that prevent the impact of a dc fault from propagating beyond the affected side. This feature can be exploited to minimize the number of dc circuit breakers needed and to divide a large MT-HVDC network into several isolated protection zones. The main drawback of a F2F dc/dc converter is that both of its high and low voltage converters and interfacing transformer must be rated to 1.0pu, and their active and passive devices are exposed to full load currents. Thus the power loss of the F2F dc/dc converter is the same as that of the back-to-back HVDC link of similar power rating, which is not insignificant.
In an effort to reduce the capital cost and footprint of the F2F modular dc/dc converter, references [7, 8] operate it in a quasitwo-level (Q2L) mode. In this mode, the MMC cell capacitors are used briefly to facilitate stepped transitions of the output phase pole between the positive and negative dc rails, with a brief time (a few s) spent at each intermediate voltage level. This allows the cell capacitance, arm inductance and current rating of all switching devices in series with the cell capacitors of the half-bridge cells, to be reduced drastically. This Q2L approach allows the ac link of the F2F modular dc/dc converter to be a quasi-square waveform, with the coupling transformer in the ac link exposed to low and controlled dv/dt, and with exploitation of the real powers of the dominant low-order harmonics such as the 3 rd , 5 th and 7 th .
Further reduction in the dc/dc converter capital cost and footprint is achieved when the MMCs in F2F dc/dc converters are replaced by the transition arm converter (TAC) [2] . These gains are achieved, because the TAC is a half-bridge version of an alternative arm converter [4, 11, 12] , but where all half-bridge cells are moved to one arm and the switches that form each director switch are turned on and off individually [2] .
The most promising non-isolated modular dc/dc converter (auto dc-transformer, with partial dc fault blocking capability) is presented in [6, 13] . Its main attributes are: the switching devices of the low-voltage stage do not experience the full current associated with power transfer; and the MVA rating of an ac transformer that connects the upper and lower sub-converters from the ac side represents (n-1)/n of the dc/dc converter rated power, where n= Vdc1/Vdc2, and Vdc1 and Vdc2 are the dc link voltages of the high and low voltage sides. Several variants of this auto dc transformer, including F2F and multi-pole versions, are presented in [6] . However, the vast possibilities hidden in these converters are not explored, including details of their control philosophies.
Another version of a modular auto dc transformer is presented in [3] . The main weakness of the modular dc/dc converter in [3] is that it requires extremely large passive filters to remove the fundamental ac component that is deliberately injected into the modulating signals to facilitate power exchange within the converter from the positive and negative dc pole voltages.
In [1] , several non-isolated buck and boost hybrid cascaded dc/dc converters are proposed for HVDC applications. In these dc/dc converters, full-bridge cells in each limb are used as an active power filter to attenuate the deliberately injected ac components in each limb in order to generate any desired dc voltage magnitude from a fixed input dc voltage. Absence of ac transformers in the hybrid cascaded dc/dc converters in [1] is advantageous as this leads to cheaper and lighter dc/dc converters than those presented in [6, 13] . However, the main shortcoming of these converters is that the director switches and full-bridge chain link of each limb must be sized to block the full dc link voltage of the high-voltage side when the dc fault is at the low-voltage side.
This leads to higher semiconductor losses.
This paper extends the concept of dc auto-transformer originally presented in [6, 13] to generic multi-port modular dc-dc and dc-ac converters that can generate multiple independent dc outputs relative to dc ground and a number of independent ac outputs from a fixed or variable input dc voltage. The presented converter offers a cost effective solution when creating a hybrid hub that facilitates dc voltage matching and tapping, and power control in highly meshed future dc grids. The theoretical basis of the proposed multi-port converter is explained using basic two-port and three-port converters, and corroborated using simulations and experimentations, considering different operating modes. This paper identifies the main theoretical relationships that govern the power flow within the proposed multi-port converters, beyond that covered in [6, 13] . For example, in the two-port version the current stresses in the switching of the lower sub-converters are linked to their ac powers not the total power being fed to the lower dc terminals as explained in [6, 13] . Also, it has been shown that with an increased number of ports, the total power is shared between several sub-converters, leading to a significant reduction in the rated power of the low-voltage sub-converters and their currents' stresses.
II. MULTI-FUNCTION DC/DC AND DC/AC MODULAR MULTILEVEL CONVERTER
A) Operating principle Figure 1 presents multi-port modular multilevel converters that can be used as a fully controllable dc/dc and dc/ac hub in highly meshed multi-terminal dc grids to facilitate power control and dc voltage matching and tapping. The proposed multi-port configurations are derived from the auto dc transformers presented in [6, 13] . For a given rated power and high and low dc voltages Vdc1 to Vdc5, the two, three and five port converters in Figure 1 can control active and dc powers in all directions. But the current stresses in the semiconductor switch of the upper and lower sub-converters of the multi-ports in Figure 1 vary with the power flow direction rather than the dc voltage transformation ratio, as suggested in [13] , these current stresses can be reduced as the number of ports increases. Considering the power flow directions indicated by the dc current polarities in Figure 1 (a) for illustration, the active powers the upper and lower sub-converters exchange with the ac side can be approximated in terms of dc link currents and voltages by: 3  1  1  1  1  1  1  2  1  2   3  2  2  2  2  2  2  2  2 cos( ) 3( )
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where, n= Vdc1/Vdc2 and Pdc1= Vdc1Idc1. The net active power exchange between the upper and lower sub-converters in Figure 1(a) and the ac grid Pg is given by an algebraic sum, viz., Pg= Pac1+ Pac2. Since the peak phase voltages at the ac terminals of the subconverters 1 and 2 are:
Vm2= ½m2Vdc2
The active current associated with the power exchange between the ac and dc sides of the sub-converters 1 and 2 can be expressed in terms of dc currents by: When the power flow directions in sub-converters 1 and 2 are from the ac to dc side (or from the dc to ac side), the transformer windings and semiconductor switches of the lower sub-converter experience higher current stresses than the upper sub-converter.
Id1= |Idc1|
Id2= |Idc1|+ |Idc2| (6) When the power flow direction in the sub-converter 1 opposes that in the sub-converter 2, the mean dc currents in the arms of the sub-converters 1 and 2 are Id1= |Idc1| and Id2= |Idc1|-|Idc2|, and active currents in the transformer windings of the upper and lower sub-converters are: 
This indicates that the switching devices and transformer windings of the lower sub-converter experience lower current stresses when the power flow direction in the upper sub-converter opposes that in the lower; thus, higher overall system efficiency would be expected. In this case, the power exchange between the upper and lower sub-converters through the ac side can be approximated by:
When both ac and dc sides of the multi-port converter in Figure 1 (a) are connected to active ac and dc networks, ac powers Pac1 and Pac2 can be controlled to optimize the current stresses in sub-converters 1 and 2, independent of n. This is because Pac1 can be used to specify the amount of dc power to be exchanged between sub-converter 1 and 2 through their arm, without passing through the ac side:
Whilst Pac2 defines the proportions of Pdc2 to be sourced from ac side, and current stresses in sub-converter 2. In this manner, the entire dc power required at dc terminal of the sub-converter 2 (Pdc2) can be provided through the dc side, with Pac2= 0 and zero current stresses on its switching devices, provided that the ratio n is sufficiently high to avoid overstressing switches of the sub-converter 1. For an example, when Vdc1=1200kV, Vdc2=400kV, n= Vdc1/Vdc2=3, and transformer windings connected to subconverters 1 and 2 rated at 600kV and 200kV, 400MW could be delivered to dc terminal of sub-converter 2 with Pac2= 0:
Notice that under such operating condition, the dc link currents Idc1 and Idc2 are: Idc1= Pac1/(Vdc1-Vdc2)=80010 Figure 1 (b) and (c) present the cases where the proposed multi-port converter can generate multiple dc voltage levels with positive and negative polarities with respect to ground, while ensuring that current stresses are shared between sub-converters.
In the multi-port converter in Figure 1 (b), sub-converters 1 and 2 exchange power between their dc sides using both ac and dc sides as in two-port converter in Figure 1 (a). Whilst sub-converter 3 exchanges power using its ac link only, sharing an ac power (Pac1) sub-converter 1 presents to its ac side with sub-converter 2. Such arrangement offers reduced current stress on the subconverter 2 when tri-port converter in Figure 1 (b) operates as an auto transformer, with no connection to the ac grid. In this case, when the sub-converter 1 is sourcing ac power (Pac1) and sub-converters 2 and 3 are both sinking ac powers Pac2 and Pac3, the amount of ac power will be transferred through sub-converter 2 is:
Full definition of Pac1 is sufficient for determination of the magnitudes and directions of the total dc power (Pdc1) at high-voltage dc terminal Pdc1= nPac1(n-1), and the amount of dc power to be exchanged between sub-converters 1 and 2 without passing through ac side (Pdc1/n).
When the ac side of the proposed tri-port converter is connected to the ac grid, the magnitude of the dc power (Pdc2) at the terminal of sub-converter 2 is determined by Pac1 and Pac2, with Pac1 determining the amount of power to be transferred from sub-converter 1 to 2 through the dc side without passing by the ac side, and Pac2 determines the proportion of power to be transferred from ac side of sub-converter 2 to its dc side:
Pdc2≈Pdc1/n+ Pac2≈ Pac1/(n-1)+ Pac2 (13) In both of the above cases, the dc power of sub-converter 3 (Pdc3) is determined exclusively by its ac power (Pac3). Operating principle of the five-port converter in Figure 1 (c) is similar to that of the tri-port in Figure 1 , including the power exchange between its sub-converters. Besides the aforementioned attributes, the multi-ports in Figure 1 do not expose the dc cables and converter transformers to excessive dc voltage stresses as with some versions of the tri-pole multi-port dc/dc converter recently presented in [6] .
B) DC fault handling
The proposed multi-port converters in Figure 1 can ride through different permanent dc faults, with limited loss of power transfer capacity and with minimum interruption time.
For example, a permanent pole-to-ground dc fault at a positive pole of the tri-port converter in Figure 1 (b) requires that subconverter 1 to be blocked briefly and the remaining sub-converters '2' and '3' must reduce their active power exchange to zero temporarily until the dc fault is cleared by the dc circuit breaker connected to the positive pole. Then the remaining sub-converters '2' and '3' can resume power transfer, operating as a two-port converter (switching devices of sub-converters '2' and '3' would not experience high surge currents from the ac side as their dc link voltages remain unaffected) . If additional reactive power support is needed, upper sub-converter '1', which is connected to the isolated dc pole, can be unblocked to operate as a static synchronous compensator (STATCOM). Similarly, the implications of a permanent pole-to-ground dc fault at the negative dc pole of sub-converters 2 and 3 (switching devices of affected converter will be exposed to high current stresses, while no substantial ac in-feed current will be observed at the ac terminals of the unaffected sub-converters).
During a pole-to-pole dc short circuit fault at the high-voltage dc terminals, between the two outer dc cables at Vdc1-Vdc2 andVdc2 from the ground level, both sub-converters '1' and '2' must be blocked and the dc power of the sub-converter '3' must be reduced to zero until the dc fault is cleared. Then sub-converter '3' can resume power exchange with the ac side, operating as a typical asymmetrical monopole.
III. CONTROL SYSTEMS
When the ac side of the proposed multi-function dc-dc and dc-ac MMC is fed from an active ac network, as in Figure 1 (a), the power exchange between its ac/ac, ac/dc and dc/dc terminals can be controlled by manipulating the phase and magnitude of the voltage vectors at the terminals of the upper and lower sub-converters relative to grid, as illustrated in Figure 1 The load angle difference 1-2 determines the magnitude and direction of active power flow (Pac2) being exchanged between the upper and lower sub-converters through the ac side, and Idc1Vdc2= Idc1Vdc1/n= Pdc1/n determines the dc power being exchanged between the upper and lower sub-converters not passing through the ac side. When 1+ 2= 0, no active power is injected into the ac grid; but the entire ac power of the upper sub-converter is exchanged with the lower sub-converter (Pac2= -Pac1, where Pac1= Pdc1(n-1)/n and Idc2= nIdc1), resembling the dc auto-transformer operation presented in [13] . When 2-1= 0, no power is exchanged between the upper and lower sub-converters through the ac side; instead the entire power exchange between the upper and lower sub-converters is through the dc side (Pac2= 0). This discussion indicates that the upper and lower sub-converters of the multi-function MMC being studied can be controlled independently.
For instance, when the ac side of the two-port system in Figure 1 (a) is connected to a dead ac network (without generation), one of the sub-converters must set a stiff ac bus in the ac link and the other sub-converter must regulate the active power exchange.
Recall that defining the set point for Pac1 determines the total input dc power at the high-voltage dc terminal, Pdc1= nPac1/(n-1) and dc link current Idc1= Pdc1/Vdc1= n/(n-1)Pac1/Vdc1.
When the power flow in the upper sub-converter opposes that in the lower sub-converter and Pac1> Pac2, Pac2 determines the power exchanged between the upper and lower sub-converters through the ac side and that to be injected into the ac grid, Pg= Pac1+ Pac2. Considering the case above but with Pac2> Pac1, Pac1 determines the power exchanged between the upper and lower sub-converters through the ac side and |Pac1-Pac2| determines ac power to be exchanged with the ac grid. When the power flow directions in the upper and lower sub-converters are in the same direction, there is no power exchange between the upper and lower sub-converters through the ac side; instead the entire power exchange is through the dc side, and individual sub-converters and the ac grid.
Considering the duality model of the three-winding transformer in [14] , the basic differential equations that describe the upper and lower sub-converters of the system in Figure 1 (a) can be expressed with reference to the secondary and tertiary sides as:
where RT1= . With these assumptions, the d-q version of equation (14) is:
Equation (15) indicates that two independent current controllers are needed for the upper and lower sub-converters of the twoport converter in Figure 1 (a). These current controllers are:
Hence, the outer loops that control direct axis voltage, active power or dc voltage set [15, 16] . Generic block diagram that summarizes the implementation of the control system employed in this paper is shown in appendix, see Figure 11 .
IV. SIMULATIONS
To illustrate the control flexibility that the proposed multi-function dc-dc and dc-ac MMC can offer to future power systems, the two and three-port converters in Figure 1 are simulated using the average model in [17, 18] and the following parameters: arm reactors (Rd1= Rd2= 0.5, Rd3= 0.4; Ld1= Ld2= 45mH and Ld3= 30mH); cell capacitances (Cm1= Cm2= 10mF and Cm3= 8mF);
Converter transformer (Rp= Rs= Rt= 0.002pu, Lp= Ls= Lt= 0.05pu, 1300 MVA and 400 kV/300 kV/300 kV); and 400 kV ac grid with 15000 MVA three-phase short circuit ratio and X/R= 15. In this study, the sub-converters in Figure 1(a) employ the following controllers: DC voltage or active power control; reactive power at B is regulated to zero; fundamental current control in the synchronous reference frame; and a controller for suppressing the circulating current.
A) Two-port multi-function dc-dc plus dc/ac converter i) Independent control of high and low voltage dc terminals: Figure 2 shows waveforms when the upper and lower sub-converters of the multi-function dc-dc and dc-ac converter in Figure   1 regulate their dc link voltages Vdc1-Vdc2 and Vdc2 independently, feeding two passive loads of 1800Ω (800MW) and 900Ω (400MW) connected to the high and low voltage dc terminals, respectively. Initially, Vdc1-Vdc2 and Vdc2 are regulated at 600 kV and at t=1s, Vdc1-Vdc2 is increased by 20%. Figure 2 (a) and (b) show the dc voltages Vdc1 and Vdc2. These voltages show that the proposed multi-port converter can be used for dc voltage tapping like a conventional ac auto-transformer, with full control over the dc voltages of both dc terminals. However, minimum and maximum limits for the variation of the dc link voltages are constrained by the transformer's voltage (turns) ratios and their insulation levels. Figure 2 (c) shows the dc powers the upper and lower sub-converters exchange with the ac side, and the total dc power consumed by the two dc loads connected to the high and low voltage dc terminals. Figure 2 (d) shows the active powers being exchanged through the upper and lower converters of the multi-port converter, including the total active power exchanged with the ac grid. Figure 3 that although the dc power at the terminal of sub-converter 2 changes at t= 0.8s with Pac1 (due to internal dc power transfer from sub-converter 1 to 2 through the dc side), the current stress in the sub-converter 2 arms remain to be defined by Pac2, Figure 6 (a), (b) and (d). Whilst the dc power and current stresses of the sub-converter 3 are merely determined by its ac side power (Pac3). Figure 6 and Figure 7 support the narrative that the current stress in the sub-converter 2 can be reduced independent of n, should its ac power (Pac2) be reduced. Figure 6 . Simulation waveforms for the tri-port modular dc-dc and dc-ac converter in Figure 1 (b) when it is connected to three active dc terminals at Vdc1=1300 kV, Vdc2=600 kV and Vdc3= 500 kV, and an active ac grid: (a) Active powers at the terminals of different sub-converters, including that exchanged with the ac grid, (b) DC powers at the sub-converters dc terminals, (c) Phase 'c' upper and lower arm currents of sub-converter 1and (d) Phase 'c' upper and lower arm currents of sub-converter 2 
B) Four-quadrant operation of tri-port multi-function dc-dc and dc-ac converter
(a) (b) (c) (d)(a) (b) (c)(d)
V. EXPERIMENTAL VALIDATION
This section uses experimental results obtained from a scaled-down prototype of the two-port dc-dc and dc-ac multi-function converter in Figure 7 (c) and (d) to confirm the validity of the theoretical discussions and simulation results presented in sections II and IV, in particular with regard to the increased control flexibility and dc fault handling. Although all the previous discussions represent the upper and lower sub-converters of the multi-tasking dc-dc and dc/ac converter being studied by MMCs, in the experimental test-rig, these sub-converters are implemented using conventional three-phase two-level voltage source converters as shown in Figure 7 (a) and (b) for simplicity. To mimic bidirectional dc power flow of the active source using single-quadrant dc power supplies (ability to source and sink dc power), a diode and small inductor are connected in series with each of the dc sources and all in parallel with resistors (Rp1 and Rp2, which are selected such that Idc1Rp1< Vdc1 and IdcxRp2< Vdc2 over the entire operating range; thus, the dc voltages applied of the high and low dc terminals remained fixed by the single-quadrant supplies as Vdc1= (Is1+ Idc1)Rp1 and Vdc2= (Is2+ Idcx)Rp2, Is1 and Is2 are current contribution of the dc supplies connected to the high and low dc terminals respectively). With these resistors, the dc voltages Vdc1 and Vdc2 will remain at 190V and 100V as the upper and lower sub-converters vary their reference currents. Table I lists test rig schematic parameters.
Figure 8: Experimental waveforms that illustrate control flexibility of multi-tasking dc-dc and dc-ac converter: (a) phase 'a' currents measured at the ac terminals of the upper and lower sub-converters and grid side (ia1, ia2 and ia) and (b) direct axis currents of the upper and lower sub-converters (id1 and id2) when id1_ref is fixed at 3A and step change is applied to id2_ref from 0 and 3A and quadrature reference currents of the upper and lower sub-converters are held at zero (iq1= iq2=0); when id1=3A and step change is applied to id2 from -3A to -3A, the experimental waveforms as summarised as follows: (c) represents snapshot of the (ia1, ia2 and ia) zoomed around the time of application of step change to id2 and (d) is the snapshot of the (ia1, ia2 and ia) when the system has reached the steady-state condition, (e) represents the direct axis currents of the upper and lower sub-converters for the latter case. In both cases, the scale is maintained at A)-Demonstration of control flexibility Figure 8 shows experimental waveforms obtained from the prototype of the multi-tasking dc-dc and dc-ac converter in Figure 8 when it is operated with the following set-points:  Upper sub-converter maintains its direct and quadrature axis direct currents constant at id1= 3A and iq1= 0.
 Lower sub-converter changes its direct axis current id2 from 0 to 3A, while its quadrature current is maintained at zero (iq2= 0).  Lower sub-converter changes its direct axis current id2 from -3 to 3A, while its quadrature current is maintained at zero (iq2= 0). lower sub-converters, with zero grid current when id2= -id1. This indicates that under this condition the multi-tasking converter in Figure 7 operates as an auto dc-transformer presented in [6, 13] .
B) DC faults
i) DC short circuit fault at the high-voltage dc terminal
For illustration of the dc fault response of the multi-port dc-dc and dc-ac converter being studied in this paper, a temporary dc fault is applied at the high-voltage dc terminals (between positive and negative poles) of the prototype in Figure 7 , and selected experimental waveforms are summarised in Figure 9 . In pre-fault and post-fault conditions,Vdc1= 200V, Vdc2= 110V, id1= id2= 2A and iq1= iq2= 0; and during fault period both upper and lower sub-converters are blocked, with their reference direct axis currents reduced to zero. lower sub-converters in red and blue, and the total current being injected into ac grid in black (scope and plotted from scope CSV data that aim to show the peak ac currents during fault). Observe that the dc voltages across the dc link capacitors of both sub-converters collapse and high ac in-feed currents occur at their ac terminals as illustrated in section II-B. Figure 9 (e) and (f) display the dc link currents Idc1, Idc2 and Idcx in pre-fault, post-fault and during dc short circuit fault (scope and plotted from data to show the peak dc fault currents). These results show that both upper and lower sub-converters of the multi-tasking converter studied are both affected by occurrence of the dc fault at the high-voltage dc terminal even though the lower sub-converter is being supplied from the separate dc source. This is because the upper and lower sub-converters share the same common-mode current and dc voltage, which causes substantial drop of its dc link voltage, and rapid rise of Idcx and Idc2. But the switching devices of the lower sub-converters are exposed to relatively low current stresses compared to that of the upper sub-converter, and its dc link current (Idc2) exhibits a brief period of rapid current rise followed by extended period of oscillatory and decaying dc fault current (started even before the fault is cleared). From the results in Figure 9 it can be concluded that a permanent dc short circuit fault at the high-voltage dc terminal will lead to loss of power transfer from the upper converter, while the subconverter could resume power transfer after the fault is cleared.
ii) Pole-to-ground dc fault Figure 10 shows additional experimental waveforms that illustrate the response of the multi-tasking converter being studied to a dc short circuit fault at the low-voltage dc terminal (negative pole to ground). Figure 10 Figure 10 . Experimental waveforms that illustrate the behaviour of multi-tasking dc-dc and dc-ac converter being investigated during a temporary dc short circuit fault at low-voltage dc terminal: (a) dc voltages of the high and low dc terminals, (b) Phase 'a' line currents ia, ia1 and ia2 measured at the ac terminals of the upper and lower sub-converters and in the grid side (primary, secondary and tertiary windings of the interfacing transformer), (c) dc link currents Idc1, Idc2 and Idcx as captured from scope screen and (d) dc link currents Idc1, Idc2 and Idcx plotted from CSV data stored in the scope in attempt to show the missing parts in (d)
VI. CONCLUSIONS
This paper presented multi-port dc-dc and dc-ac converters with multiple dc and ac terminals suitable for dc voltage matching and tapping and power conversion in a highly meshed multi-terminal dc grid, including resolution of loop flows and congestion management. Their basic operation and control were explained using two and three port examples. The presented simulation and experimental results showed that the increased control flexibility of the proposed multi-port converter could be attractive for resolving several control issues in highly complex dc grids. Experimental validation of the dc fault handing show that although the multi-port converter being studied compromises dc fault ride-through compared to isolated F2F dc/dc converters, it offers the possibilities of riding through dc faults with minimum interruption time and limited loss of power transfer.
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VIII. APPENDIX A Figure 11 summarises a generic block diagram of the multi-tasking dc-dc and dc-ac converter being studied in this paper. Notice Upper sub-converter Lower sub-converter
